Phase locked-loop with decaying DC transient removal for three-phase grids
نویسندگان
چکیده
Frequency and phase of the power grid, which are critical for reliable control protection grid-tied devices, generally detected by closed-loop locked-loop (PLL). In highly inductive high-voltage transmission systems, decaying DC (DDC) components with large amplitude can be easily introduced load disturbances and/or grid abnormalities, leading to severe performance degradation PLL during transient. Focusing on this issue, in paper, modifications conventional synchronous reference frame (SRF)-PLL have been made address short-term including DDC component, system operation is divided into normal state DDC-transient state. The SRF-PLL only adopted where component negligible. presence a significant as well negative-/zero-sequence harmonics, weak effectiveness proved, an efficient extraction method, detection time 0.5 cycle, three-phase system. real-time positive-sequence efficiently extracted via proposed scheme, exploiting transient signal properties dq -frame assuming constant frequency short Finally, proper design switching logic has allow fast precise transition between state, thereby ensuring high steady-state accuracy immunity. Hardware-in-the-loop based experiments used verify technique. • Decaying lower traditional Proposed scheme detects components. criterion designed SNR. Proper measures increase speed/accuracy at start/end.
منابع مشابه
High Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملAn Efficient Phase-Locked Loop for Distorted Three-Phase Systems
This paper proposed an efficient phase-locked loop (PLL) that features zero steady-state error of phase and frequency under voltage sag, phase jump, harmonics, DC offsets and step-and ramp-changed frequency. The PLL includes the sliding Goertzel discrete Fourier transform (SGDFT) filter-based fundamental positive sequence component separator (FPSCS), the synchronousreference-frame PLL (SRF-PLL)...
متن کاملhigh speed delay-locked loop for multiple clock phase generation
in this paper, a high speed delay-locked loop (dll) architecture ispresented which can be employed in high frequency applications. in order to design the new architecture, a new mixed structure is presented for phase detector (pd) and charge pump (cp) which canbe triggered by double edges of the input signals. in addition, the blind zone is removed due to the elimination of reset signal. theref...
متن کاملPhase Locked Loop Circuits
1. Definition. A PLL is a feedback system that includes a VCO, phase detector, and low pass filter within its loop. Its purpose is to force the VCO to replicate and track the frequency and phase at the input when in lock. The PLL is a control system allowing one oscillator to track with another. It is possible to have a phase offset between input and output, but when locked, the frequencies mus...
متن کاملPhotonic phase-locked-loop linear phase demodulator
Design and experimental validation of a simple photonic phase-lockedloop (PPLL) linear phase demodulator employing a novel attenuating counter propagating (ACP) in-loop phase modulator are presented. The ACP in-loop phase modulator is free of propagation delay, allowing stable operation of the PPLL with large gain. Highly linear optical phase demodulation was observed and the measured spurious ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Electrical Power & Energy Systems
سال: 2022
ISSN: ['1879-3517', '0142-0615']
DOI: https://doi.org/10.1016/j.ijepes.2022.108508